

3rd International Conference and Exhibition on Materials Science & Engineering

October 06-08, 2014 Hilton San Antonio Airport, USA

Design of insulators by atomic layer deposition for semiconductor devices

Toshihide Nabatame

National Institute for Materials Science (NIMS), Japan

Atomic layer deposition (ALD) technique has been widely investigated to achieve the requirements of atomic-level controllability and conformal growth on three-dimensional structure for a wide range of semiconductor application. Indeed, future scaling of Complementary Metal-Oxide-Semiconductor and charge trap flash memory require new materials as gate insulator and charge trap layer, respectively. Ionic oxides such as Al_2O_3 , TiO_2 , and $(\text{Ta}/\text{Nb})\text{O}_x$ have promising candidates because of a high dielectric constant (high-k) value and large band gap. We present characteristic of each layer and $\text{Al}_2\text{O}_3/(\text{Ta}/\text{Nb})\text{O}_x/\text{Al}_2\text{O}_3$ multi-layer fabricated by a low temperature process using ALD. The anatase TiO_2 and $(\text{Ta}/\text{Nb})\text{O}_x$ thin films are negligible small charge and have significant high k value of about 30. We found that charge trap capacitors with $\text{Al}_2\text{O}_3/(\text{Ta}/\text{Nb})\text{O}_x/\text{Al}_2\text{O}_3$ multi-layer show superior electrical properties and trapping mechanism of high-k layer as a charge trap layer.

Biography

Toshihide Nabatame received his PhD in Engineering in 1994 from Tokyo Institute of Technology and worked at Hitachi Ltd and Renesas Technology Co. He is manager of MANA Foundry in NIMS, Japan. His research interest is to find and fabricate functional devices with metal oxide thin film for future semiconductor region.

NABATAME.Toshihide@nims.go.jp